Visitor's Address

zahra.ebrahimi_mamaghani(at-sign symbol)tu-dresden.de

+49 351 463-40819

Google Scholar,   Linkedin, RUB

Helmholtzstrasse 18, BAR-III77

Zahra obtained her B.Sc. and M.Sc. degrees from Sharif University of Technology in Iran, where she also worked as a researcher in Data Storage, Networks, & Processing (DSN) LAB. From 2018 to 2024, she worked in Cfaed (as a Wissenschaftliche Mitarbeiterin and a PhD research associate) on the DFG-granted project "ReAp: Run-time Reconfigurable Approximate Architecture" and the ESF-granted project "Re-Learning: Self-Learning and Flexible Electronics Through Inherent Component Reconfiguration". Since 2023, she is also the manager of her own BMBF-granted project in collaboration with HUAWEI "X-DNet: Energy-Efficient Distributed and In-Network Computing via Approximation of Applications and Accelerators". Zahra has joined the chair of Embedded System at Ruhr-Universität Bochum in April 2024 (personal page). Her research interests include approximate computing, reconfigurable accelerator design, embedded systems, SW/HW co-design, and energy-efficiency in edge to cloud continuum.

Topics for thesis, master project, SHK/WHK, internship

These subjects are based on our current publications which will be extended for journal submissions in few months (Projects are adaptable depending on the level).


Approximation of Neural Networks for 5G/6G Applications

Federated Learning and Distributed Inference are key enablers for real-time processing in 5G/6G era. To enable such compute-intensive workload at the edge, the structure of NNs should be optimized without compromising the final quality of results. In this context, Approximate Computing techniques have shown to provide highly beneficial solutions by exploiting the inherent error resiliency of ML applications. Considering such potentials, the main idea in this project is to apply various approximations, efficiently, to reduce the area/power/energy of NNs and boost their performance.

Required skills

  • FPGA development and programming: Verilog or VHDL, C++, and Python
  • High-Level-Synthesis: Vivado and Vitis HLS
  • ML: Tensorflow and/or PyTorch, able to change the structure of NN models (apply various techniques e.g., quantization)
  • High Motivation :)



Approximate CGRA for Bio-Signal Processing (ISCAS 2021)

Approximate SIMD Multiplier-Divider (GLSVLSI 2020)

Power-Efficient Hard Logic Design for FPGAs (TC 2017)


  • 2018

  • 3. Sajjad Tamimi, Zahra Ebrahimi, Behnam Khaleghi, Hossein Asadi, "An Efficient SRAM-Based Reconfigurable Architecture for Embedded Processors", In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 38, no. 3, pp. 466–479, Sep 2018. [doi] [Bibtex & Downloads]
  • 2014

  • 1. Ali Ahari, Behnam Khaleghi, Zahra Ebrahimi, Hossein Asadi, Mehdi B. Tahoori, "Towards dark silicon era in FPGAs using complementary hard logic design", In Proceeding: 2014 24th International Conference on Field Programmable Logic and Applications (FPL), IEEE, Sep 2014. [doi] [Bibtex & Downloads]



Hossein Asadi, Zahra Ebrahimi, and Behnam Khaleghi, ”Programmable Logic Design”, US Provisional Patent, US10312918B2, 2017 (Renewed 2019).


Zeinab Seifoori, Zahra Ebrahimi, Behnam Khaleghi, and Hossein Asadi. Introduction to emerging SRAM-based FPGA Architectures in Dark Silicon Era. In Advances in Computers, vol. 110, Elsevier, 2018.