

Tools and dataflow-based programming models for heterogeneous MPSoCs

Jeronimo Castrillon

Chair for Compiler Construction

TU Dresden

jeronimo.castrillon@tu-dresden.de

PEGPUM Workshop. HiPEAC Conference

Amsterdam, January 21st 2015

cfaed.tu-dresden.de



WISSENSCHAFTSRAT

Acknowledgements



- German Cluster of Excellence: Center for Advancing Electronics Dresden (www.cfaed.tu-dresden.de)



- Collaborative research center (CRC): Highly Adaptive Energy-Efficient Computing (HAEC)




CRC 912: Highly Adaptive Energy-Efficient Computing

- Silexica Software Solutions GmbH



Multi-Processor on Systems on Chip (MPSoCs)



- HW complexity
 - Increasing number of cores
 - Increasing heterogeneity
- Multi-cores everywhere
 - Ex.: Smartphones, tablets and e-readers



3


[EETimes11]

© J. Castrillon. Pegpum workshop, Jan. 2015




MPSoCs: SW productivity gap

- SW-productivity gap: complex SW for ever-increasing complex HW
 - Cannot keep pace with requirements
 - Cannot leverage available parallelism
- Difficult to reason about time constraints
 - Even more difficult about energy consumption
- Need domain-specific programming tools and methodologies!
 - In this presentation: **Dataflow/process networks for signal processing and multimedia**



Dataflow and process networks

- ❑ Graph representation of applications
 - ❑ Implicit repetitive execution of tasks
 - ❑ Good model for streaming applications
 - ❑ Good match for signal processing & multi-media applications
 - ❑ Stereo digital audio filter



```

PnTransformForPng(D, S);
PnTransformToPng(D, S);
CollectChannelAccessRanges(D, S);
PropagateChannelAccessRanges(D, S);

PnStreamFactory
streamFactory(BasePath);
switch (target) {
    case Transform:
        PnTransformTemplateInitiate(D, S);
        ErasePrefaceTemplates(D);
        PrintPreface(D);
        break;
    case PrintPreface:
        PnTransformForPng(D, S, trace,
        streamFactory());
        PrintForSystemID(D, 5, traces,
        streamFactory());
        ErasePreface(D);
        break;
    case PrintVfifg:
        PrintForVfifg(D, S,
        streamFactory());
        ErasePreface(D);
        break;
    case TransformVlums:
        PrintForVlums(D, S,
        streamMappingFileName,
        streamFactory());
        ErasePreface(D);
        break;
    case Transmvald:
        assert(false);
        break;
}
}

```

```

    #include "PnTransform.h"
    #include "PnTransformPng.h"
    #include "PnTransformPngA.h"
    #include "ASTContext.h"
    #include "PnTreeBuilderFactory.h"
    using namespace clang;


    void
    clang_PnTransform::PrintTarget(
        const Target *target,
        const std::string &
        strMappingFileName, ASTContext *
        &ctx)
{
    Sens_S & const
    Rmng_S & const
    assert(strPrintTarget != "Invalid");
    TranslationUnitID_t ID = Ctx.getTranslationUnitID();
    PnTreeBuilderFactory * ptnf = PnTransform::GetFactory(ID);
    if (ptnf)
    {
        ptnf->PrintTarget(&target);
        case TransPngMC:
        case TransVPNG:
        case TransVPNGMap:
        case TransVPNGD:
        break;
    }
    default:
    {
    }
}

```

```


PmTransformPbHread((D, 5, traces);
ErasedDefID);
break;
case TransEndC:
PmTransformEndC(D, 5, traces);
ErasedDefID);
break;
case TransPutG:
PrintBufVnPBuf(D, 5,
transferred);
ErasedDefID);
break;
case TransPfLpmap:
PrintBufVnPBuf(D, 5,
transferred);
transferred);
ErasedDefID);
break;
case TransEndValid:
assentified);
break;
case TransEnd:
Killed();
assertsTarget != TransEndValid);
TransEnd();
D = CrxTransformSize(D, S);
PmTransformEnd(D, S);
switch (D) {
case TransStartC:
case TransStart:
case TransPutMap:
PmTCopy(D, S);
break;
default:
}
}

```




Dataflow models: static vs. dynamic

- Static: Synchronous dataflow models




- KPNs (& DDFs)

- No “hardcoded” rates
- More expressiveness
- More difficult to analyze




Dealing with dynamic behavior: tracing

- White model of processes: source code analysis and tracing



Trace-based mapping and scheduling




□ Mapping: Trace-based heuristics

- Mapping & scheduling: Analyze traces and propose mapping
- Iterate: Improve mapping (if required)

[DATE10, IEEE-TII13]


Trace-based algorithms

- Event traces can be represented as large dependence graphs



Trace-based algorithms (2)

- Sample trace graph



- Possible to reason about
 - Channel sizes and memory allocation
 - Mapping and scheduling onto heterogeneous processors

Dealing with heterogeneity: group-based mapping (GBM)




1) Initialize: All to all

2) Select element: Trace graph critical path

3) Reduce group

4) Assess & propagate

5) Quasi-homogeneous




[DAC12]




Dealing with real-time applications

- Idea: intelligently add resources until a valid mapping is found
 - Resources: memories and processors

- Graphically



Dealing with SW/HW acceleration




- Specialized platforms: HW/SW acceleration
 - Compilation and source-based performance estimation **not applicable**
- Approach
 - Framework for marking accelerated routines
 - Tool flow to select and configure accelerators

[SDR10, ALOG11]

Dealing with SW/HW acceleration (2)

□ “Nucleus” tool flow

[MILCOM09, Castrillon14]



Implementation: C extension for KPNs



❑ FIFO Channels

```
typedef struct { int i; double d; } my_struct_t;
__PNchannel my_struct_t C;
__PNchannel int A = {1, 2, 3}; /* Initialization */
__PNchannel short C[2], D[2], F[2], G[2];
```

❑ Processes & networks

```
__PNkpn AudioAmp __PNin(short A[2]) __PNout(short B[2])
           __PNparam(short boost) {
    while (1)
        __PNin(A) __PNout(B) {
            for (int i = 0; i < 2; i++)
                B[i] = A[i]*boost;
        }
    __PNprocess Amp1 = AudioAmp __PNin(C) __PNout(F) __PNparam(3);
    __PNprocess Amp2 = AudioAmp __PNin(D) __PNout(G) __PNparam(10);
```

[PARCO'14]

15

© J. Castrillon. Pegpum workshop, Jan. 2015



Implementation: platform model

❑ Example: Texas Instruments Keystone

<-<Platform>

```

<Processors List="dsp0 dsp1 dsp2 dsp3 dsp4 dsp5 dsp6 dsp7"/>
<Memories List="local_mem_dsp0_L2 local_mem_dsp1_L2 local_mem_dsp2_L2 local_smem_dsp0_L2 local_smem_dsp1_L2 local_smem_dsp2_L2 local_smem_dsp3_L2 local_smem_dsp4_L2 local_smem_dsp5_L2 local_smem_dsp6_L2 local_smem_dsp7_L2 local_mem_dsp0_DDR local_mem_dsp1_DDR local_mem_dsp2_DDR local_mem_dsp3_DDR local_mem_dsp4_DDR local_mem_dsp5_DDR local_mem_dsp6_DDR local_mem_dsp7_DDR"/>
<CommPrimitives List="IPCII_SL2 IPCII_DDR EDMA3_SL2 EDMA3_DDR EDN2_SL2 EDN2_DDR"/>

```

</Platform>

```

<Processor Name="dsp0" CoreRef="DSPC66"/>
<Processor Name="dsp1" CoreRef="DSPC66"/>
...

```

```

<Processor Name="dsp7" CoreRef="DSPC66"/>

```

<-<Memory>

```

<LocalMemory Name="local_mem_dsp0_L2" Size="524288" BaseAddress="0x0000000000000000" EndAddress="0x00000000000000000000000000000000" Type="L2" Category="LocalMemory" />

```

</Memory>

```


...

```

SOC13



Example: multi-media applications

- Platform: 2 RISCs, 4 VLIW, 7 Memories



Example: multi-media applications (2)

☐ Dealing with real-time constraints



Tool: ~1 min. for LP-AF, ~7 min. for MJPEG




~10 min.

Sim.: ~6 days for LP-AF, ~24 for MJPEG

~10 days ($\sim \times 10^3$)

SDR results: portable performance

- Application: MIMO OFDM receiver
- Hardware
 - Platform 1: Baseline software
 - Platform 2: Optimized software
 - Platform 3: Optimized SW + HW



Summary



- ❑ Programming methodology for dataflow applications
 - ❑ Programming model adapted to application domain
- ❑ Energy-efficiency
 - ❑ Aware of **heterogeneous** platforms with hardware acceleration
 - ❑ Do not use more resources than needed
- ❑ Outlook – Adaptability within HAEC CRC
 - ❑ Adapt HW to SW needs (e.g., wireless on-chip interconnect)
 - ❑ Adapt parallelism (with implicit parallel constructs) for scalability
 - ❑ More abstract application-specific software synthesis



References



- [ITRS11] International Technology Roadmap for Semiconductors (ITRS), "System Drivers," 2011. [Online]. Available: <http://www.itrs.net/>
- [Castrillon14] J. Castrillon and R. Leupers, Programming Heterogeneous MPSoCs: Tool Flows to Close the Software Productivity Gap. Springer, 2014
- [EETimes11] http://www.eetimes.com/document.asp?doc_id=1259446
- [PARCO14] W. Sheng, S. Schürmans, M. Odendahl, M. Bertsch, V. Volevach, R. Leupers, and G. Ascheid, "A compiler infrastructure for embedded heterogeneous MPSoCs", Parallel Comput. 40, 2 (February 2014), 51-68
- [DATE10] J. Castrillon, R. Velasquez, A. Stulova, W. Sheng, J. Ceng, R. Leupers, G. Ascheid, H. Meyr, "Trace-based KPN composable analysis for mapping simultaneous applications to MPSoC platforms", Proceedings of the Conference on Design, Automation and Test in Europe, pp. 753-758, 2010
- [IEEE-TII13] J. Castrillon, R. Leupers, and G. Ascheid, "MAPS: Mapping concurrent dataflow applications to heterogeneous MPSoCs," IEEE Transactions on Industrial Informatics, vol. 9, no. 1, pp. 527–545, 2013
- [DAC12] J. Castrillon, A. Tretter, R. Leupers, and G. Ascheid, "Communication-aware mapping of KPN applications onto heterogeneous MPSoCs," in Proceedings of the Design Automation Conference, 2012
- [SDR10] J. Castrillon, S. Schürmans, A. Stulova, W. Sheng, T. Kempf, R. Leupers, G. Ascheid, and H. Meyr, "Component-based waveform development: The nucleus tool flow for efficient and portable SDR," Wireless Innovation Conference and Product Exposition (SDR), 2010

References (2)



- [ALOG11] J. Castrillon, S. Schürmans, A. Stulova, W. Sheng, T. Kempf, R. Leupers, G. Ascheid, and H. Meyr, "Component-based waveform development: The nucleus tool flow for efficient and portable software defined radio", *Analog Integrated Circuits and Signal Processing*, vol. 69, no. 2–3, pp. 173–190, 2011
- [MILCOM09] V. Ramakrishnan, E. M. Witte, T. Kempf, D. Kammler, G. Ascheid, H. Meyr, M. Adrat and M. Antweiler, "Efficient and Portable SDR Waveform Development: The Nucleus Concept", in *IEEE Military Communications Conference (MILCOM)*, 2009
- [SOC13] M. Odendahl, J. Castrillon, V. Volevach, R. Leupers and G. Ascheid, "Split-cost communication model for improved MPSoC application mapping", In *International Symposium on System on Chip (SoC)* pp. 1-8, 2013

Thanks! Questions?

